

Matter No.: MP0274 Page 1 of 7
Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH




Matter No.: MP0274 Page 2 of 7
Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH Page 2 of 7




Matter No.: MP0274

Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH



Matter No.: MP0274 Page 4 of 7
Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH




Matter No.: MP0274 Page 5 of 7
Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH

	ЕТН	CRC			 4
			TCP	5	
	П	SKC			4
	P	DEST			 4
	<u>ط</u> د د د	コンス-A			12
	ETH	- 7 П			2
L			(MAC	SA)	9
	ETH	DESI	(MAC	DA)	9
	_ DM√				2

Matter No.: MP0274

Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH



Matter No.: MP0274

Applicant(s): Nafea Bishara
ALIGNING IP PAYLOADS ON MEMORY BOUNDARIES FOR
IMPROVED PERFORMANCE AT A SWITCH

	ETH	4
	TCP	
	IP SRC	4
	IP DEST	4
505	IP HDR-A	12
2	DMY	2
	ETH	2
	ETH SRC (MAC SA)	9
	ETH DEST (MAC DA)	9